


## Context and objectives

- Reconfigurable computing is a promising paradigm able to fill the gap between hardware and software by providing both flexibility and performance
- The emergence of novel nanodevices enable exploration of improvements on the performance envelope of reconfigurable logic circuits
- Goals:
  - Exploit specific properties of DG-CNTFETS (ambivalence) to create logic cells that can be configured by the transistor back-gates
  - Explore ways of associating logic cells for robust, flexible, high-performance nanofabrics

## DG CNTFET dynamic-logic cells


### CNT\_DRC\_7T

- Dynamically reconfigurable 2-input 14-function logic cell
- 2 stages: logic function + follower/inverter (7T)
- boolean data inputs A, B and output Y (logic levels at  $V_{ss}=0V$  and  $V_{dd}=+1V$ )
- 3 control signals  $V_{bgA}$ ,  $V_{bgB}$ ,  $V_{bgC}$
- four-phase non-overlapping clock signals



## Results and achievements

- Back gate DG-CNTFET reconfigurable dynamic-logic cells
- Cadence (Spectre) simulations shows max. gain of 90% in terms of latency and power consumption compared to LUTs in CMOS 65 nm technology



## Funding and support


- ACI Nanosys
- ANR-PNANO Multigrilles, ANR-ARPEGE NANOGRAIN

## Parameterized model of cell cluster

- Integration density and switchbox overheads lead to exploration of fixed interconnect topologies between logic cells organized into clusters
- Parameters: cluster width and depth, interconnect topology
- Tradeoffs between
  - number of realizable functions, overall functionality
  - level of reconfigurability of the cluster size and interconnect topology

## Function mapping methods

- Hybrid branch-and-bound / genetic algorithms
- Initial data: architecture (cluster width and depth), interconnect topology, truth table or function graph
- Tradeoffs between: mapping success rate, cluster size, diversity of realizable functions



## Results and achievements

- Parameterized model is implemented using SystemC
- Function mapping method is implemented in Matlab



## Main partners and collaborations

- CEA-LETI / DACLE (FR), IMS (FR)
- Ecole Polytechnique de Montréal (CA), EPFL (CH)